Lampiran 10: Datasheet HD44780U (Dot Matrix Liquid Crystal Display

Controller/Driver)

HD44780U (LCD-II)

(Dot Matrix Liquid Crystal Display Controller/Driver)

HITACHI

ADE-207-272(Z) '99.9 Rev. 0.0

Description

The HD44780U dot-matrix liquid crystal display controller and driver LSI displays alphanumerics, Japanese kana characters, and symbols. It can be configured to drive a dot-matrix liquid crystal display under the control of a 4- or 8-bit microprocessor. Since all the functions such as display RAM, character generator, and liquid crystal driver, required for driving a dot-matrix liquid crystal display are internally provided on one chip, a minimal system can be interfaced with this controller/driver.

A single HD44780U can display up to one 8-character line or two 8-character lines.

The HD44780U has pin function compatibility with the HD44780S which allows the user to easily replace an LCD-II with an HD44780U. The HD44780U character generator ROM is extended to generate 208.5 \times 8 dot character fonts and 32.5 \times 10 dot character fonts for a total of 240 different character fonts.

The low power supply (2.7V to 5.5V) of the HD44780U is suitable for any portable battery-driven product requiring low power dissipation.

Features

- 5 × 8 and 5 × 10 dot matrix possible
- Low power operation support:
 - 2.7 to 5.5V
- · Wide range of liquid crystal display driver power
 - 3.0 to 11V
- Liquid crystal drive waveform
 - A (One line frequency AC waveform)
- Correspond to high speed MPU bus interface
 - -2 MHz (when $V_{CC} = 5V$)
- 4-bit or 8-bit MPU interface enabled
- 80 × 8-bit display RAM (80 characters max.)
- · 9,920-bit character generator ROM for a total of 240 character fonts
 - 208 character fonts (5 × 8 dot)
 - 32 character fonts (5 × 10 dot)


- 64 × 8-bit character generator RAM
 - 8 character fonts (5 × 8 dot)
 - 4 character fonts $(5 \times 10 \text{ dot})$
- 16-common × 40-segment liquid crystal display driver
- Programmable duty cycles
 - 1/8 for one line of 5×8 dots with cursor
 - 1/11 for one line of 5×10 dots with cursor
 - 1/16 for two lines of 5×8 dots with cursor
- Wide range of instruction functions:
 - Display clear, cursor home, display on/off, cursor on/off, display character blink, cursor shift, display shift
- Pin function compatibility with HD44780S
- · Automatic reset circuit that initializes the controller/driver after power on
- · Internal oscillator with external resistors
- · Low power consumption

Ordering Information

Type No.	Package	CGROM	
HD44780UA00FS	FP-80B	Japanese standard font	
HCD44780UA00	Chip		
HD44780UA00TF	TFP-80F		
HD44780UA02FS	FP-80B	European standard font	
HCD44780UA02	Chip		
HD44780UA02TF	TFP-80F		
HD44780UBxxFS	FP-80B	Custom font	
HCD44780UBxx	Chip		
HD44780UBxxTF	TFP-80F		

Note: xx: ROM code No.

HD44780U Block Diagram



HITACHI

Pin Functions

Signal	No. of Lines	1/0	Device Interfaced with	Function
RS	1	I	MPU	Selects registers. 0: Instruction register (for write) Busy flag: address counter (for read) 1: Data register (for write and read)
R/W	1	I	MPU	Selects read or write. 0: Write 1: Read
E	1	1	MPU	Starts data read/write.
DB4 to DB7	4	I/O	MPU	Four high order bidirectional tristate data bus pins. Used for data transfer and receive between the MPU and the HD44780U. DB7 can be used as a busy flag.
DB0 to DB3	4	I/O	MPU	Four low order bidirectional tristate data bus pins. Used for data transfer and receive between the MPU and the HD44780U. These pins are not used during 4-bit operation.
CL1	1	0	Extension driver	Clock to latch serial data D sent to the extension driver
CL2	1	0	Extension driver	Clock to shift serial data D
М	1	0	Extension driver	Switch signal for converting the liquid crystal drive waveform to AC
D	1	0	Extension driver	Character pattern data corresponding to each segment signal
COM1 to COM16	16	0	LCD	Common signals that are not used are changed to non-selection waveforms. COM9 to COM16 are non-selection waveforms at 1/8 duty factor and COM12 to COM16 are non-selection waveforms at 1/11 duty factor.
SEG1 to SEG40	40	0	LCD	Segment signals
∨1 to ∨5	5	_	Power supply	Power supply for LCD drive V _{cc} –V5 = 11 V (max)
V _{cc} , GND	2	_	Power supply	V _{cc} : 2.7V to 5.5V, GND: 0V
OSC1, OSC2	2	_	Oscillation resistor clock	When crystal oscillation is performed, a resistor must be connected externally. When the pin input is an external clock, it must be input to OSC1.

Function Description

Registers

The HD44780U has two 8-bit registers, an instruction register (IR) and a data register (DR).

The IR stores instruction codes, such as display clear and cursor shift, and address information for display data RAM (DDRAM) and character generator RAM (CGRAM). The IR can only be written from the MPU.

The DR temporarily stores data to be written into DDRAM or CGRAM and temporarily stores data to be read from DDRAM or CGRAM. Data written into the DR from the MPU is automatically written into DDRAM or CGRAM by an internal operation. The DR is also used for data storage when reading data from DDRAM or CGRAM. When address information is written into the IR, data is read and then stored into the DR from DDRAM or CGRAM by an internal operation. Data transfer between the MPU is then completed when the MPU reads the DR. After the read, data in DDRAM or CGRAM at the next address is sent to the DR for the next read from the MPU. By the register selector (RS) signal, these two registers can be selected (Table 1).

Busy Flag (BF)

When the busy flag is 1, the HD44780U is in the internal operation mode, and the next instruction will not be accepted. When RS = 0 and $R/\overline{W} = 1$ (Table 1), the busy flag is output to DB7. The next instruction must be written after ensuring that the busy flag is 0.

Address Counter (AC)

The address counter (AC) assigns addresses to both DDRAM and CGRAM. When an address of an instruction is written into the IR, the address information is sent from the IR to the AC. Selection of either DDRAM or CGRAM is also determined concurrently by the instruction.

After writing into (reading from) DDRAM or CGRAM, the AC is automatically incremented by 1 (decremented by 1). The AC contents are then output to DB0 to DB6 when RS = 0 and R/\overline{W} = 1 (Table 1).

Table 1 Register Selection

RS	R/\overline{W}	Operation
0	0	IR write as an internal operation (display clear, etc.)
0	1	Read busy flag (DB7) and address counter (DB0 to DB6)
1	0	DR write as an internal operation (DR to DDRAM or CGRAM)
1	1	DR read as an internal operation (DDRAM or CGRAM to DR)

Display Data RAM (DDRAM)

Display data RAM (DDRAM) stores display data represented in 8-bit character codes. Its extended capacity is 80 × 8 bits, or 80 characters. The area in display data RAM (DDRAM) that is not used for display can be used as general data RAM. See Figure 1 for the relationships between DDRAM addresses and positions on the liquid crystal display.

The DDRAM address (ADD) is set in the address counter (AC) as hexadecimal.

- 1-line display (N = 0) (Figure 2)
 - When there are fewer than 80 display characters, the display begins at the head position. For example, if using only the HD44780, 8 characters are displayed. See Figure 3.
 When the display shift operation is performed, the DDRAM address shifts. See Figure 3.




Figure 1 DDRAM Address




Figure 2 1-Line Display




Figure 3 1-Line by 8-Character Display Example

- 2-line display (N = 1) (Figure 4)
 - Case 1: When the number of display characters is less than 40 × 2 lines, the two lines are displayed from the head. Note that the first line end address and the second line start address are not consecutive. For example, when just the HD44780 is used, 8 characters × 2 lines are displayed. See Figure 5.

When display shift operation is performed, the DDRAM address shifts. See Figure 5.




Figure 4 2-Line Display




Figure 5 2-Line by 8-Character Display Example

— Case 2: For a 16-character × 2-line display, the HD44780 can be extended using one 40-output extension driver. See Figure 6.

When display shift operation is performed, the DDRAM address shifts. See Figure 6.




Figure 6 2-Line by 16-Character Display Example

Table 4 Correspondence between Character Codes and Character Patterns (ROM Code: A00)

Upper 4 Lower Bits 4 Bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx0000	CG RAM (1)			0	a	F	*	P					9	≡ .	œ	р
xxxx0001	(2)		 -	1	H	Q	а	읙				7	手	4	ä	q
xxxx0010	(3)		П	2	В	R	Ь	F				1	ij	×	ß	Θ
xxxx0011	(4)		#	3	C	5	C.	s			L	Ċ	Ŧ	ŧ	ε	60
xxxx0100	(5)		\$	4	D		d	t.			٠.	I	 -	Þ	Н	Ω
xxxx0101	(6)		%	5	E	U	e	u				7	+	ユ	S	ü
xxxx0110	(7)		&	6	F	Ų	f	Ų			쿠	Ϋ	_	3	ρ	Σ
xxxx0111	(8)		7	7	G	W	9	W			7	‡	Z	ラ	9	π
xxxx1000	(1)		(8	H	X	h	×			4	ņ	末	ij	Ţ	$\overline{\times}$
xxxx1001	(2))	9	Ι	Y	i	ч			÷	፟ፓ	J	ιĿ	-1	У
xxxx1010	(3)		*		J	Z	j	Z			I		ń	V	j	7
xxxx1011	(4)		+	;	K		k	{			7	#	F		×	Я
xxxx1100	(5)		,	<	L	¥	1				tz	Ð	7	7	Φ	Ħ
xxxx1101	(6)		_	=	М		M	>			ュ	Z	^	ン	Ł	÷
xxxx1110	(7)		•	>	Ы	^	n	÷			3	t	†	*	ñ	
xxxx1111	(8)		/	?	0		0	÷			ייי	IJ	₹		Ö	

Note: The user can specify any pattern for character-generator RAM.

Table 4 Correspondence between Character Codes and Character Patterns (ROM Code: A02)

Lower Bits 4 Bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx0000	CG RAM (1)	þ		0	a	F	*	P	Б	α		0	À	Ð	à	š
xxxx0001	(2)	4	I	1	Ĥ	Q	ġ	9	А	ŀ	i	+	Á	Ñ	á	ñ
xxxx0010	(3)	26	II	2	В	R	Ь	۳	Ж	Γ	¢.	2	Â	Ò	â	ò
xxxx0011	(4)	77	#	M	C	S	C	s	3	π	£	M	Ã	Ó	ã	Ó
xxxx0100	(5)	±	\$	4	D	T	d	ţ.	И	Σ	×	P _t	Ä	ô	ä	ô
xxxx0101	(6)	ŀŀ	%	Ю	E	U	e	u	Й	σ	¥	<u> 1</u> ,	Å	õ	å	õ
xxxx0110	(7)		&	6	T	Ų	Ŧ.	Ų	Ţ.	Ą	I I	9	Ŧ	Ö	æ	ö
xxxx0111	(8)	Å.	7	7	G	W	9	W	П	τ.	8	-	Ç	×	댲	÷
xxxx1000	(1)	ተ	(8	Н	X	h	×	У	#	£	ω	Ė	₽	è	•
xxxx1001	(2)	4)	9	Ι	Y	i	ч	Ц	8	B	1	É	Ù	é	ù
xxxx1010	(3)	ተ	*	=	J	Z	j	Z	Ч	Ω	a	01	Ê	Ú	ê	ú
xxxx1011	(4)	4	+	7	K		k	{	Ш	δ	«	*	Ë	Û	ë	û
xxxx1100	(5)	~]	7	<		`\	1		Щ	607	Ю	¥	Ì	Ü	i	ü
xxxx1101	(6)	2	_	=	М]	m	>	Ъ	#	Я	Ķ	Í	Ý	í	Ý
xxxx1110	(7)	1		>	N	^	n	~	Ы	ε.		34	Î	þ	î	ŀ
xxxx1111	(8)	Ŧ		?	0		0	ů	3	Π	£	ن	Ϊ	8	i	ÿ

Timing Generation Circuit

The timing generation circuit generates timing signals for the operation of internal circuits such as DDRAM, CGROM and CGRAM. RAM read timing for display and internal operation timing by MPU access are generated separately to avoid interfering with each other. Therefore, when writing data to DDRAM, for example, there will be no undesirable interferences, such as flickering, in areas other than the display area.

Liquid Crystal Display Driver Circuit

The liquid crystal display driver circuit consists of 16 common signal drivers and 40 segment signal drivers. When the character font and number of lines are selected by a program, the required common signal drivers automatically output drive waveforms, while the other common signal drivers continue to output non-selection waveforms.

Sending serial data always starts at the display data character pattern corresponding to the last address of the display data RAM (DDRAM).

Since serial data is latched when the display data character pattern corresponding to the starting address enters the internal shift register, the HD44780U drives from the head display.

Cursor/Blink Control Circuit

The cursor/blink control circuit generates the cursor or character blinking. The cursor or the blinking will appear with the digit located at the display data RAM (DDRAM) address set in the address counter (AC).

For example (Figure 8), when the address counter is 08H, the cursor position is displayed at DDRAM address 08H.




Figure 8 Cursor/Blink Display Example

Interface to Liquid Crystal Display

Character Font and Number of Lines: The HD44780U can perform two types of displays, 5×8 dot and 5×10 dot character fonts, each with a cursor.

Up to two lines are displayed for 5×8 dots and one line for 5×10 dots. Therefore, a total of three types of common signals are available (Table 9).

The number of lines and font types can be selected by the program. (See Table 6, Instructions.)

Connection to HD44780 and Liquid Crystal Display: See Figure 19 for the connection examples.

Table 9 Common Signals

Number of Lines	Character Font	Number of Common Signals	Duty Factor
1	5 × 8 dots + cursor	8	1/8
1	5 × 10 dots + cursor	11	1/11
2	5 × 8 dots + cursor	16	1/16




Figure 19 Liquid Crystal Display and HD44780 Connections

Since five segment signal lines can display one digit, one HD44780U can display up to 8 digits for a 1-line display and 16 digits for a 2-line display.

The examples in Figure 19 have unused common signal pins, which always output non-selection waveforms. When the liquid crystal display panel has unused extra scanning lines, connect the extra scanning lines to these common signal pins to avoid any undesirable effects due to crosstalk during the floating state.




Figure 19 Liquid Crystal Display and HD44780 Connections (cont)

 $Table~13 \qquad 8-Bit~Operation,~8-Digit \times 2-Line~Display~Example~with~Internal~Reset$

Step					Instr	uction						
No.	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Display	Operation
1		er supp circuit		the HD)44780)U is in	itialize	d by th	ne inte	rnal		Initialized. No display.
2	Func 0	tion se 0	t 0	0	1	1	1	0	*	*		Sets to 8-bit operation and selects 2-line display and 5×8 dot character font.
3	Displ 0	ay on/o	off con	trol 0	0	0	1	1	1	0	_	Turns on display and cursor. All display is in space mode because of initialization.
4	Entry 0	mode 0	set 0	0	0	0	0	1	1	0	_	Sets mode to increment the address by one and to shift the cursor to the right at the time of write to the DD/CGRAM. Display is not shifted.
5	Write 1	data t 0	o CGF 0	AM/DI 1	ORAM 0	0	1	0	0	0	H	Writes H. DDRAM has already been selected by initialization when the power was turned on. The cursor is incremented by one and shifted to the right.
6											- - - -	
7	Write	data t	o CGF	RAM/DI	DRAM						HITACHI	Writes I.
	1	0	0	1	0	0	1	0	0	1		
8	Set [DDRAN 0	1 addre	ess 1	0	0	0	0	0	0	HITACHI	Sets DDRAM address so that the cursor is positioned at the head of the second line.

Table 13 8-Bit Operation, 8-Digit × 2-Line Display Example with Internal Reset (cont)

Step					Instru	uction					_	
No.	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Display	Operation
9	Write	data t	o CGR	AM/DI	DRAM	-		•	-		HITACHI	Writes M.
	1	0	0	1	0	0	1	1	0	1	M_	
10											-	
						-						
											•	
	147.71		005		55444							
11	vvrite 1	data t	o CGR 0	AM/DI	DRAM 0	0	1	1	1	1	HITACHI	Writes O.
		U	U	'	U	U	'		'	'	MICROCO_	
12	Entry	mode	set								HITACHI	Sets mode to shift display at
	0	0	0	0	0	0	0	1	1	1	MICROCO_	the time of write.
13	Write	data t	o CGR	RAM/DI	DRAM						ITACHI	Writes M. Display is shifted to
	1	0	0	1	0	0	1	1	0	1	ICROCOM_	the left. The first and second lines both shift at the same
												time.
14						-						
						-					•	
											•	
	-											-
15	Retu 0	rn hom 0	e 0	0	0	0	0	0	1	0	HITACHI MICROCOM	Returns both display and cursor to the original position (address 0).

Initializing by Instruction

If the power supply conditions for correctly operating the internal reset circuit are not met, initialization by instructions becomes necessary.

Refer to Figures 23 and 24 for the procedures on 8-bit and 4-bit initializations, respectively.




Figure 23 8-Bit Interface




Figure 24 4-Bit Interface

Absolute Maximum Ratings*

Item	Symbol	Value	Unit	Notes
Power supply voltage (1)	V _{cc} -GND	-0.3 to +7.0	V	1
Power supply voltage (2)	V _{cc} -V5	-0.3 to +13.0	V	1, 2
Input voltage	Vt	-0.3 to ∨ _{cc} +0.3	V	1
Operating temperature	T _{opr}	-30 to +75	°C	•
Storage temperature	T _{stg}	-55 to +125	°C	4


Note: * If the LSI is used above these absolute maximum ratings, it may become permanently damaged.

Using the LSI within the following electrical characteristic limits is strongly recommended for normal operation. If these electrical characteristic conditions are also exceeded, the LSI will malfunction and cause poor reliability.

DC Characteristics (V_{CC} = 4.5 to 5.5 V, T_a = -30 to +75°C*³)

Item	Symbol	Min	Тур	Max	Unit	Test Condition	Notes*
Input high voltage (1) (except OSC1)	VIH1	2.2	_	V _{cc}	V		6
Input low voltage (1) (except OSC1)	VIL1	-0.3	_	0.6	V	_	6
Input high voltage (2) (OSC1)	VIH2	V _{cc} -1.0	_	V _{cc}	V		15
Input low voltage (2) (OSC1)	VIL2	_	_	1.0	V		15
Output high voltage (1) (DB0-DB7)	VOH1	2.4	_	_	V	-I _{он} = 0.205 mA	7
Output low voltage (1) (DB0-DB7)	VOL1	_	_	0.4	V	I _{OL} = 1.2 mA	7
Output high voltage (2) (except DB0-DB7)	VOH2	0.9 V _{cc}	_	_	V	-I _{он} = 0.04 mA	8
Output low voltage (2) (except DB0-DB7)	VOL2	_	_	0.1 V _{cc}	V	I _{OL} = 0.04 mA	8
Driver on resistance (COM)	RCOM	_	2	20	kΩ	±ld = 0.05 mA, VLCD = 4 V	13
Driver on resistance (SEG)	RSEG	_	2	30	kΩ	±Id = 0.05 mA, VLCD = 4 V	13
Input leakage current	I _{LI}	-1	_	1	μΑ	VIN = 0 to V _{cc}	9
Pull-up MOS current (DB0-DB7, RS, R/W)	-I _p	50	125	250	μΑ	∨ _{cc} = 5 ∨	
Power supply current	I _{cc}	_	350	600	μА	R_f oscillation, external clock $V_{cc} = 5 V$, $f_{osc} = 270 \text{ kHz}$	10, 14
LCD voltage	VLCD1	3.0		11.0	V	V _{cc} -V5, 1/5 bias	16
	VLCD2	3.0	_	11.0	V	V _{cc} −V5, 1/4 bias	16

Note: * Refer to the Electrical Characteristics Notes section following these tables.



Technical Notes:

- LCD display type: STN, YG, positive, transflective Viewing direction: 6H Backlight: YG LED

- Operating temperature: -4°F~158°F (-20°C~70°C)
- Storage temperature: -22°F~176°F (-30°C~80°C)
 Dimension tolerance ±.02" (.5mm) 5.
- 6.